Verilog Module for FSM Design

Act as an ASIC verification engineer with 10 years experience at Qualcomm India. I need you to write synthesizable Verilog for a finite state machine I describe. Here is the context: I am a 7th-semester EEE student at II…